Home Ground plane and selective buried oxide based planar junctionless transistor
Article
Licensed
Unlicensed Requires Authentication

Ground plane and selective buried oxide based planar junctionless transistor

  • Asim M. Murshid ORCID logo and Faisal Bashir ORCID logo EMAIL logo
Published/Copyright: October 20, 2021
Become an author with De Gruyter Brill
Author Information
Frequenz
From the journal Frequenz Volume 76 Issue 1-2

Abstract

In this work, we demonstrate a ground plane (GP) based Selective Buried Oxide (SELBOX) Junctionless Transistor (JLT), named as GP-SELBOX-JLT. The use of GP and SELBOX in the proposed device reduces the electric field and enhances volume depletion in the channel, hence improves I ON/I OFF ratio and scalability. Using calibrated 2-D simulation, we have shown that proposed device exhibits better Short Channel Effect (SHE) immunity as compared to SOI-JLT. Therefore, the proposed GP-SELBOX-JLT can be scaled without degrading the performance in sub 20 nm regime. In addition, the ac study has shown that the cutoff frequency (f T) of GP-SELBOX-JLT is almost equal to conventional SOI-JLT.

Keywords: DIBL; gourd plane; junctionless; SELBOX; short channel effects (SCEs); SOI
Corresponding author: Faisal Bashir, PhD, Department of Electronics and Insutrumentation technology, University of Kashmir, Srinagar, J&K, India, E-mail:

  1. Author contributions: All the authors have accepted responsibility for the entire content of this submitted manuscript and approved submission.

  2. Research funding: None declared.

  3. Conflict of interest statement: The authors declare no conflicts of interest regarding this article.

References

[1] J. P. Colinge, M. H. Gao, A. Romano-Rodriguez, H. Maes, and C. Claeys, “Silicon-on-insulator gate-all-around device,” in IEDM Tech. Dig., 1990, pp. 595–598.10.1109/IEDM.1990.237128Search in Google Scholar

[2] J.-P. Colinge, C.-W. Lee, A. Afzalian et al.., “Nanowire transistors without junctions,” Nat. Nanotechnol., vol. 5, no. 3, pp. 225–229, 2010, https://doi.org/10.1038/nnano.2010.15.Search in Google Scholar PubMed

[3] F. Bashir, S. A. Loan, M. Rafat, A. R. M. Alamoud, and S. A. Abbasi, “A high-performance source engineered charge plasma-based Schottky MOSFET on SOI,” IEEE Trans. Electron. Dev., vol. 62, no. 10, pp. 3357–3364, 2015, https://doi.org/10.1109/ted.2015.2464112.Search in Google Scholar

[4] R. J. Hueting, B. Rajasekharan, C. Salm, and J. Schmitz, “The charge plasma PN diode,” IEEE Electron. Device Lett., vol. 29, no. 12, pp. 1367–1369, 2008, https://doi.org/10.1109/LED.2008.2006864.Search in Google Scholar

[5] A. Lahgere, C. Sahu, and J. Singh, “PVT-aware design of dopingless dynamically configurable tunnel FET,” IEEE Trans. Electron. Dev., vol. 62, no. 8, pp. 2404–2409, 2015, https://doi.org/10.1109/ted.2015.2446615.Search in Google Scholar

[6] F. Bashir, A. M. Murshid, and M. T. Banday, “Device and circuit level performance assessment of n‐ and p‐type dopingless MOSFETs,” Int. J. Numer. Model. Electron. Network. Dev. Field., vol. 33, no. 2, 2019. https://doi.org/10.1002/jnm.2525.Search in Google Scholar

[7] S. Gundapaneni, S. Ganguly, and A. Kottantharayil, “Bulk planar junctionless transistor (BPJLT): an attractive device alternative for scaling,” IEEE Electron. Device Lett., vol. 32, no. 3, pp. 261–263, 2011, https://doi.org/10.1109/LED.2010.2099204.Search in Google Scholar

[8] P. Mondal, B. Ghosh, and P. Bal, “Planar junctionless transistor with non-uniform channel doping,” Appl. Phys. Lett., vol. 102, no. 13, pp. 133505-1–133505-3, 2013, https://doi.org/10.1063/1.4801443.Search in Google Scholar

[9] S. Sahay, and M. J. Kumar, “Realizing efficient volume depletion in SOI junctionless FETs,” IEEE Electron Devices Soc., vol. 4, no. 3, pp. 110–115, 2016, https://doi.org/10.1109/JEDS.2016.2532965.Search in Google Scholar

[10] M. Ehteshamuddin, S. A. Loan, and M. Rafat, “Planar junctionless silicon-on-insulator transistor with buried metal layer,” IEEE Electron. Device Lett., vol. 39, no. 6, 2018, https://doi.org/10.1109/led.2018.2829915.Search in Google Scholar

[11] R. Amin and M. Fathipour, “A single-gate SOI nanosheet junctionless transistor at 10-nm gate length: design guidelines and comparison with the conventional SOI FinFET,” J. Comput. Electron., vol. 19, pp. 631–639, 2020.10.1007/s10825-020-01475-9Search in Google Scholar

[12] S. P. Singh and M. W. Akram, “Design and analysis of SOI and SELBOX junctionless FinFET at sub-15 nm technology node,” 27, 2020, pp. 969–975.10.56042/ijems.v27i5.30398Search in Google Scholar

[13] S. A. Loan, S. Qureshi, and S. S. K. Iyer, “A novel partial-groundplane-based MOSFET on selective buried oxide: 2-D simulation study,” IEEE Trans. Electron. Dev., vol. 57, no. 3, pp. 671–680, 2010, https://doi.org/10.1109/TED.2009.2039545.Search in Google Scholar

[14] T. Ernst and S. Cristoloveanu, “The ground plane concept for the reduction of short channel effects in fully depleted SOI devices,” Proc. Electrochem. Soc., IEEE Electron Devices Society: USA., pp. 329–334, 1999.Search in Google Scholar

[15] S. I. Yanagi, A. Nakakubo, and Y. Omura, “Proposal of a partial-ground plane (PGP) silicon-on-insulator (SOI) MOSFET for deep sub-0.1-μm channel regime,” IEEE Electron. Device Lett., vol. 22, no. 6, pp. 278–280, 2001, https://doi.org/10.1109/55.924841.Search in Google Scholar

[16] S. A. Loan, M. Faisal Bashir, S. Akhoon, and A. R. M. Alamoud, “Design and simulation of oxide and doping engineered lateral bipolar junction transistors for high power applications,” Superlattice. Microst., vol. 89, pp. 120–135, 2016, https://doi.org/10.1016/j.spmi.2015.10.042.Search in Google Scholar

[17] F. Bashir, S. A. Loan, A. M. Murshid, and A. M. Alamoud, “Charge plasma based partial-ground-plane-MOSFET on selective buried oxide (SELBOX),” in 2016 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S).10.1109/S3S.2016.7804385Search in Google Scholar

[18] S. A. Loan, S. Qureshi, and S. S. Kumar Iyer, “A novel high breakdown voltage lateral bipolar transistor on SOI with multizone doping and multistep oxide,” Semicond. Sci. Technol., vol. 24, Art no. 025017.10.1088/0268-1242/24/2/025017Search in Google Scholar

[19] L. Tung-Yu, P. Fu-Ming, and S. Jeng-Tzong, “Characteristics of gate-all-around junctionless polysilicon nanowire transistors with twin 20-nm gates,” IEEE J. Electron Devices Soc., vol. 3, no. 5, 2015.10.1109/JEDS.2015.2441736Search in Google Scholar

[20] ATLAS. Device Simulation Software, Silvaco Int., Santa Clara, CA, 2015.Search in Google Scholar
Received: 2021-03-09
Accepted: 2021-10-08
Published Online: 2021-10-20
Published in Print: 2022-01-27

© 2022 Walter de Gruyter GmbH, Berlin/Boston

Articles in the same Issue

  1. Frontmatter
  2. Research Articles
  3. Ground plane and selective buried oxide based planar junctionless transistor
  4. Ultra wideband bandpass filters with specified relative bandwidth
  5. Reconfigurable bandstop filter using active frequency selective surface, design and fabrication
  6. 60 GHz beam-tilting coplanar slotted SIW antenna array
  7. Circularly polarized CPW fed MIMO/Diversity antenna for Wi-Fi and WLAN applications
  8. A wideband 4-port MIMO antenna supporting sub-6 GHz spectrum for 5G mobile terminals
  9. An octagonal ultra-wideband double slit antenna for WiMAX and WLAN rejection
  10. A wideband metamaterial cross polarizer conversion for C and X band applications
  11. Numerical modeling of electromagnetic scattering from complex shape object with coating
  12. An efficient adaptive modulation technique over realistic wireless communication channels based on distance and SINR
  13. Performance analysis of hybrid Fi-Wi network employing OCDMA based NG-PON
  14. Dependence of specific absorption rate and its distribution inside a homogeneous fruit model on frequency, angle of incidence, and wave polarization
https://doi.org/10.1515/freq-2021-0059
Keywords for this article
DIBL; gourd plane; junctionless; SELBOX; short channel effects (SCEs); SOI

Articles in the same Issue

  1. Frontmatter
  2. Research Articles
  3. Ground plane and selective buried oxide based planar junctionless transistor
  4. Ultra wideband bandpass filters with specified relative bandwidth
  5. Reconfigurable bandstop filter using active frequency selective surface, design and fabrication
  6. 60 GHz beam-tilting coplanar slotted SIW antenna array
  7. Circularly polarized CPW fed MIMO/Diversity antenna for Wi-Fi and WLAN applications
  8. A wideband 4-port MIMO antenna supporting sub-6 GHz spectrum for 5G mobile terminals
  9. An octagonal ultra-wideband double slit antenna for WiMAX and WLAN rejection
  10. A wideband metamaterial cross polarizer conversion for C and X band applications
  11. Numerical modeling of electromagnetic scattering from complex shape object with coating
  12. An efficient adaptive modulation technique over realistic wireless communication channels based on distance and SINR
  13. Performance analysis of hybrid Fi-Wi network employing OCDMA based NG-PON
  14. Dependence of specific absorption rate and its distribution inside a homogeneous fruit model on frequency, angle of incidence, and wave polarization
Sign up now to receive a 20% welcome discount
Institutional Access
How does access work?
Have an idea on how to improve our website?
Please write us.
© 2025 De Gruyter Brill
Downloaded on 12.9.2025 from https://www.degruyterbrill.com/document/doi/10.1515/freq-2021-0059/html
Scroll to top button