Design of improved routing algorithm for optical network-on-chip
-
Anandrao Vijay Sutar
und
Shilpa P. Gaikwad
Abstract
Optical Network-on-Chip (ONoC) is designed to provide energy-efficient and high-performance intercore communication in multicore computers, ONoC is a novel on-chip optical interconnect technology. Sending optical signals via optical interconnects enables low energy consumption, reduced communication delay, and a significant increase in bandwidth capacity. Although considerable research has been conducted on the design of ONoC architecture and routing strategies to ensure correct communication, most current systems employ methods first proposed for electrical interconnections. ONoC communications are in the development stage. The design strategy aims to optimize the utilization of optical waveguide installations by utilizing appropriate channels between Processing Element (PE) nodes. Using an ONoC design is innovative as it serves as a basic component and helps to build bigger ONoC systems. An enhanced adaptive routing method for ONoC is presented in this study. This adaptive method avoids congestion by distributing resources to channels using a buffer allocation technique. This suggested approach chooses the best available way to route the packets by means of adaptive routing and a five-port nonblocking optical router that automatically assigns the buffering resources to many ONoC channels. Proposed technique results are evaluated against X–Y routing on metrics including global average delay and connection usage. The suggested approach is surpassing X–Y routing based on the various standard performance measurements.
-
Research ethics: Not applicable.
-
Informed consent: Not applicable.
-
Author contributions: All authors have accepted responsibility for the entire content of this manuscript and approved its submission.
-
Use of Large Language Models, AI and Machine Learning Tools: None declared.
-
Conflict of interest: The authors state no conflict of interest.
-
Research funding: None declared.
-
Data availability: Not applicable.
References
1. Fujikata, J, Nishi, K, Gomyo, A, Ushida, J, Ishi, T, Yukawa, H, et al.. LSI on-chip optical interconnection with Si nano-photonics. IEICE Trans Electron 2008;91:131. https://doi.org/10.1093/ietele/e91-c.2.131.Suche in Google Scholar
2. Zydek, D, Shlayan, N, Regentova, E, Selvaraj, H. Review of packet switching technologies for future NoC. In: 19th international conference on systems engineering; 2008:306 p.10.1109/ICSEng.2008.47Suche in Google Scholar
3. Chen, K-N, Kobrinsky, MJ, Barnett, BC, Reif, R. Comparisons of conventional, 3-D, optical, and RF interconnects for on-chip clock distribution. IEEE Trans Electron Dev 2004;51:233. https://doi.org/10.1109/ted.2003.821567.Suche in Google Scholar
4. Haurylau, M, Chen, G, Chen, H, Zhang, J, Nelson, NA, Albonesi, DH, et al.. On-chip optical interconnect roadmap: challenges and critical directions. IEEE J Sel Top Quant Electron 2006;12:1699. https://doi.org/10.1109/jstqe.2006.880615.Suche in Google Scholar
5. Kapur, P, Saraswat, KC. Comparisons between electrical and optical interconnects for on-chip signaling. In: IEEE 2002 international interconnect technology conference; 2002:89 p.10.1109/IITC.2002.1014897Suche in Google Scholar
6. Joshi, A, Batten, C, Stojanović, V. Building manycore processor- to-DRAM networks using monolithic silicon photonics. In: HPEC workshop, 16th IEEE symposium on high performance interconnects. Stanford, CA, USA; 2008.10.1109/HOTI.2008.11Suche in Google Scholar
7. Bashir, J, Peter, E, Sarangi, SR. A survey of on-chip optical interconnects. ACM Comput Surv 2019;51:1. https://doi.org/10.1145/3267934.Suche in Google Scholar
8. Abadal, S, Alarcón, E, Cabellos-Aparicio, A, Lemme, M, Nemirovsky, M. Graphene-enabled wireless communication for massive multicore architectures. IEEE Commun Mag 2013;51:137. https://doi.org/10.1109/mcom.2013.6658665.Suche in Google Scholar
9. García-Meca, C, Lechago, S, Brimont, A, Griol, A, Mas, S, Sánchez, L, et al.. On-chip wireless silicon photonics: from reconfigurable interconnects to lab-onchip devices. Light Sci Appl 2017;6:e17053. https://doi.org/10.1038/lsa.2017.53.Suche in Google Scholar PubMed PubMed Central
10. Calò, G, Musolino, M, Trigona, C, Fuschini, F, Serafino, G, Bertozzi, D, et al.. Design of reconfigurable on-chip wireless interconnections through optical phased arrays. Opt Express 2021;29:31212. https://doi.org/10.1364/oe.427633.Suche in Google Scholar
11. Guo, L, Ge, Y, Hou, W, Guo, P, Cai, Q, Wu, J, et al.. A novel IPcore mapping algorithm in reliable 3D optical network-on-chips. Opt Switch Netw 2018;27:50–7. https://doi.org/10.1016/j.osn.2017.08.001.Suche in Google Scholar
12. Choi, W, Duraisamy, K, Kim, RG, Doppa, JR, Pande, PP, Marculescu, R, et al.. Hybrid network-on-chip architectures for accelerating deep learning kernels on heterogeneous manycore platforms. In: Proceedings of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems; 2016:1–10 pp.10.1145/2968455.2968510Suche in Google Scholar
13. Abadal, S, Torrellas, J, Alarc´on, E, Cabellos-Aparicio, A. OrthoNoC: a broadcastoriented dual-plane wireless network-on-chip architecture. IEEE Trans Parallel Distr Syst 2017;29:628–41.10.1109/TPDS.2017.2764901Suche in Google Scholar
14. Liu, F, Zhang, H, Chen, Y, Huang, Z, Gu, H. Wavelength-reused hierarchical optical network on chip architecture for manycore processors. IEEE Transactions on Sustainable Computing 2017;4:231–44. https://doi.org/10.1109/tsusc.2017.2733551.Suche in Google Scholar
15. Wang, X, Gu, H, Yang, Y, Wang, K, Hao, Q. RPNoC: a ring-based packet-switched optical network-on-chip. IEEE Photon Technol Lett 2014;27:423–6.10.1109/LPT.2014.2376972Suche in Google Scholar
16. İmre, KM. Dual-mode routing approach for photonic network on chip platforms. J Supercomput 2016;72:904–25. https://doi.org/10.1007/s11227-016-1620-3.Suche in Google Scholar
17. Wang, L, Wang, X, Mak, T. Adaptive routing algorithms for lifetime reliability optimization in network-on-chip. IEEE Trans Comput 2015;65:2896–902. https://doi.org/10.1109/tc.2015.2506571.Suche in Google Scholar
18. Lee, JH, Kim, MS, Han, TH. Insertion loss-aware routing analysis and optimization for a fat-tree-based optical network-on-chip. IEEE Trans Comput Aided Des Integrated Circ Syst 2017;37:559–72. https://doi.org/10.1109/tcad.2017.2712670.Suche in Google Scholar
19. Falahati, H, Koohi, S, Hessabi, S. Application-based dynamic reconfiguration in optical network-on-chip. Comput Electr Eng 2015;45:417–29. https://doi.org/10.1016/j.compeleceng.2015.04.019.Suche in Google Scholar
20. Desai, R, Patil, BP. Adaptive routing based on predictive reinforcement learning. Int J Comput Appl 2018;40:73–81. https://doi.org/10.1080/1206212x.2017.1395106.Suche in Google Scholar
21. Khoroush, S, Reshadi, M, Khademzadeh, A. Application mapping in hybrid photonic networks-on-chip for reducing insertion loss. J Supercomput 2018;74:4647–71. https://doi.org/10.1007/s11227-018-2458-7.Suche in Google Scholar
22. Li, M, Liu, W, Yang, L, Chen, P, Liu, D, Guan, N. Routing in optical network-on-chip: minimizing contention with guaranteed thermal reliability. In: Proceedings of the 24th Asia and South Pacific Design Automation conference; 2019:364–9 pp.10.1145/3287624.3287650Suche in Google Scholar
23. Ye, Y, Zhang, W, Liu, W. Thermal-aware design and simulation approach for optical NoCs. IEEE Trans Comput Aided Des Integrated Circ Syst 2019;39:2384–95. https://doi.org/10.1109/tcad.2019.2935407.Suche in Google Scholar
24. Fusella, E, Flich, J, Cilardo, A. Path setup for hybrid NoC architectures exploiting flooding and standby. IEEE Trans Parallel Distr Syst 2016;28:1403–16. https://doi.org/10.1109/tpds.2016.2622265.Suche in Google Scholar
25. Wang, J, Ye, Y. Ant colony optimization-based thermal-aware adaptive routing mechanism for optical NoCs. IEEE Trans Comput Aided Des Integrated Circ Syst 2020. https://doi.org/10.1109/tcad.2020.3029132.Suche in Google Scholar
26. Yao, R, Ye, Y. Toward a high-performance and low-loss Clos–benes-based optical network-on-chip architecture. IEEE Trans Comput Aided Des Integrated Circ Syst 2020;39:4695–706. https://doi.org/10.1109/tcad.2020.2971529.Suche in Google Scholar
27. Guo, P, Hou, W, Guo, L. Designs of low insertion loss optical router and reliable routing for 3D optical network-on-chip. Sci China Inf Sci 2016;59:1–17. https://doi.org/10.1007/s11432-016-0326-1.Suche in Google Scholar
28. Lee, JH, Kim, YS, Li, CL, Han, TH. A shortest path adaptive routing technique for minimizing path collisions in hybrid optical network-on-chip. J Syst Architect 2013;59:1334–47. https://doi.org/10.1016/j.sysarc.2013.08.017.Suche in Google Scholar
29. Asadi, B, Reshadi, M, Khademzadeh, A. A routing algorithm for reducing optical loss in photonic networks-on-chip. Photonic Netw Commun 2017;34:52–62. https://doi.org/10.1007/s11107-016-0656-x.Suche in Google Scholar
30. Meyer, MC, Wang, Y, Watanabe, T. Fault-tolerant traffic-aware routing algorithm for 3-D photonic networks-on-chip. In: 2019 IEEE 13th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC). IEEE, Singapore; 2019:172–9 pp.10.1109/MCSoC.2019.00032Suche in Google Scholar
31. Shreejith, S, Gopinath, K. A survey on optical network-on-chip architectures: technologies, challenges, and opportunities. IEEE Commun Surv Tutor 2023;25:123–45.Suche in Google Scholar
32. Liu, Y, Chen, M, Zhang, J. Adaptive routing techniques for optical Network-on-Chip: a review. J Parallel Distr Comput 2022;156:58–70.Suche in Google Scholar
33. Kim, H, Patel, R. Buffer management in optical Network-on-Chip: challenges and solutions. IEEE Trans Very Large Scale Integr Syst 2024;32:887–900.Suche in Google Scholar
34. Singh, A, Mukherjee, B. Energy-efficient optical interconnects for multi-core processors: architectures and routing protocols. IEEE Des Test 2023;40:45–53.Suche in Google Scholar
35. Zhang, L, Zhao, M. Design and evaluation of a non-blocking five-port optical router for network-on-chip. Opt Switch Netw 2024;42:101–10.Suche in Google Scholar
36. Gu, H, Xu, J, Wang, Z. A novel optical mesh network-on-chip for gigascale systems-on-chip. In: APCCAS 2008 – 2008 IEEE Asia Pacific conference on circuits and systems. IEEE, Macao; 2008:1728–31 pp.10.1109/APCCAS.2008.4746373Suche in Google Scholar
© 2025 Walter de Gruyter GmbH, Berlin/Boston
