Home Single tests for logical gates
Article
Licensed
Unlicensed Requires Authentication

Single tests for logical gates

  • Kirill A. Popkov EMAIL logo
Published/Copyright: December 8, 2015

Abstract

The paper is concerned with checking problems for failure and state diagnostics of N gates implementing in a working condition a given Boolean function f(x1, . . . , xn). This problem is solved by composing single-output circuits from these gates and analyzing the output values of these circuits on all input tuples of variables. An arbitrary constant malfunction at the output of any single gate is allowed. It is required to minimize the number of circuits required for a check for failure and determination of all states of all gates. Exact values for the minimal possible number of such circuits are obtained.

Received: 2014-11-26
Published Online: 2015-12-8
Published in Print: 2015-12-1

© 2015 by Walter de Gruyter Berlin/Boston

Downloaded on 17.9.2025 from https://www.degruyterbrill.com/document/doi/10.1515/dma-2015-0035/html
Scroll to top button